Double-Sided Semiconductor Device and Method of Forming Top-Side and Bottom-Side Interconnect Structures

ABSTRACT

A semiconductor device is made by forming a first active device on a first side of a semiconductor wafer. A first insulating layer is formed over the first side of the wafer. A first conductive layer is formed over the first insulating layer. A first interconnect structure is formed over the first insulating layer and first conductive layer. A temporary carrier is mounted to the first interconnect structure. A second active device is formed on a second side of the semiconductor wafer. A second insulating layer is formed over the second side of the wafer. A second conductive layer is formed over the second insulating layer. A second interconnect structure is formed over the second insulating layer and second conductive layer. The temporary carrier is removed, leaving a double-sided semiconductor device. The double-sided semiconductor device is enclosed in a package with the first and second interconnect structures electrically connected.

CLAIM TO DOMESTIC PRIORITY

The present application is a division of U.S. patent application Ser. No. 12/332,799, filed Dec. 11, 2008, and claims priority to the foregoing parent application pursuant to 35 U.S.C. §120.

FIELD OF THE INVENTION

The present invention relates in general to semiconductor devices and, more particularly, to a double-sided semiconductor device with top-side and bottom-side interconnect structures.

BACKGROUND OF THE INVENTION

Semiconductor devices are commonly found in modern electronic products. Semiconductor devices vary in the number and density of electrical components. Discrete semiconductor devices generally contain one type of electrical component, e.g., light emitting diode (LED), transistor, resistor, capacitor, inductor, and power metal oxide semiconductor field effect transistor (MOSFET). Integrated semiconductor devices typically contain hundreds to millions of electrical components. Examples of integrated semiconductor devices include microcontrollers, microprocessors, charged-coupled devices (CCDs), solar cells, and digital micro-mirror devices (DMDs).

Semiconductor devices perform a wide range of functions such as high-speed calculations, transmitting and receiving electromagnetic signals, controlling electronic devices, transforming sunlight to electricity, and creating visual projections for television displays. Semiconductor devices are found in the fields of entertainment, communications, power generation, networks, computers, and consumer products. Semiconductor devices are also found in electronic products including military, aviation, automotive, industrial controllers, and office equipment.

Semiconductor devices exploit the electrical properties of semiconductor materials. The atomic structure of semiconductor material allows its electrical conductivity to be manipulated by the application of an electric field or through the process of doping. Doping introduces impurities into the semiconductor material to manipulate and control the conductivity of the semiconductor device.

A semiconductor device contains active and passive electrical structures. Active structures, including transistors, control the flow of electrical current. By varying levels of doping and application of an electric field, the transistor either promotes or restricts the flow of electrical current. Passive structures, including resistors, diodes, and inductors, create a relationship between voltage and current necessary to perform a variety of electrical functions. The passive and active structures are electrically connected to form logic circuits, which enable the semiconductor device to perform high-speed calculations and other useful functions.

Semiconductor devices are generally manufactured using two complex manufacturing processes, i.e., front-end manufacturing, and back-end manufacturing, each involving potentially hundreds of steps. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die is typically identical and contains circuits formed by electrically connecting active and passive components. Back-end manufacturing involves singulating individual die from the finished wafer and packaging the die to provide structural support and environmental isolation.

One goal of semiconductor manufacturing is to produce smaller semiconductor devices. Smaller devices typically consume less power, have higher performance, and can be produced more efficiently. In addition, smaller semiconductor devices have a smaller footprint, which is desirable for smaller end products. A smaller die size may be achieved by improvements in the front-end process resulting in die with smaller, higher density active and passive components. Back-end processes may result in semiconductor device packages with a smaller footprint by improvements in electrical interconnection and packaging materials.

In most semiconductor devices, the active region is formed on one side of the substrate. The active region is electrically connected to other devices through an interconnect structure. Customer demand calls for more devices, interconnect capability, and circuit functionality per die. The approach of forming the active region only on one side of the substrate limits the number of devices that can be placed on the die as well as reducing interconnect routing options. These limitations are particularly true in multi-functional devices such as memory and application specific integrated circuits (ASIC).

SUMMARY OF THE INVENTION

A need exists for a semiconductor device with a greater number of circuit elements and interconnect options. Accordingly, in one embodiment, the present invention is a semiconductor device comprising a double-sided semiconductor wafer having a first active region formed over a first surface of the double-sided semiconductor wafer and second active region formed over a second surface of the double-sided semiconductor wafer opposite the first surface. A first multi-layered interconnect structure is formed over the first surface of the double-sided semiconductor wafer. A second multi-layered interconnect structure is formed over the second surface of the double-sided semiconductor wafer. An encapsulant is deposited over the double-sided semiconductor wafer, first multi-layered interconnect structure, and second multi-layered interconnect structure.

In another embodiment, the present invention is a semiconductor device comprising a semiconductor die having a first active region formed over a first surface of the semiconductor die and second active region formed over a second surface of the semiconductor die opposite the first surface. A first interconnect structure is formed over an entirety of the first surface of the semiconductor die. A second interconnect structure is formed over an entirety of the second surface of the semiconductor die. An encapsulant is deposited over the semiconductor die, first interconnect structure, and second interconnect structure.

In another embodiment, the present invention is a semiconductor device comprising a semiconductor die having a first active region formed over a first surface of the semiconductor die and second active region formed over a second surface of the semiconductor die opposite the first surface. A first interconnect structure is formed over the first surface of the semiconductor die. A second interconnect structure is formed over the second surface of the semiconductor die. An encapsulant is deposited over the semiconductor die.

In another embodiment, the present invention is a semiconductor device comprising a semiconductor die having a first active region formed over a first surface of the semiconductor die and second active region formed over a second surface of the semiconductor die opposite the first surface. A first interconnect structure is formed over the first surface of the semiconductor die. An encapsulant is deposited over the semiconductor die and first interconnect structure.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a printed circuit board (PCB) with different types of packages mounted to its surface;

FIGS. 2 a-2 c illustrate further detail of the representative semiconductor packages mounted to the PCB;

FIGS. 3 a-3 g illustrate a process of forming a double-sided semiconductor device with top-side and bottom-side interconnect structures;

FIG. 4 illustrates the double-sided semiconductor device with top-side and bottom-side interconnect structures contained in a package;

FIGS. 5 a-5 f illustrate a process of forming a double-sided semiconductor device with top-side and bottom-side interconnect structures and THV; and

FIG. 6 illustrates the alternate double-sided semiconductor device with top-side and bottom-side interconnect structures and THV contained in a package.

DETAILED DESCRIPTION OF THE DRAWINGS

The present invention is described in one or more embodiments in the following description with reference to the Figures, in which like numerals represent the same or similar elements. While the invention is described in terms of the best mode for achieving the invention's objectives, it will be appreciated by those skilled in the art that it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims and their equivalents as supported by the following disclosure and drawings.

Semiconductor devices are generally manufactured using two complex manufacturing processes: front-end manufacturing and back-end manufacturing. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die on the wafer contains active and passive electrical components, which are electrically connected to form functional electrical circuits. Active electrical components, such as transistors, have the ability to control the flow of electrical current. Passive electrical components, such as capacitors, inductors, resistors, and transformers, create a relationship between voltage and current necessary to perform electrical circuit functions.

Passive and active components are formed on the surface of the semiconductor wafer by a series of process steps including doping, deposition, photolithography, etching, and planarization. Doping introduces impurities into the semiconductor material by techniques such as ion implantation or thermal diffusion. The doping process modifies the electrical conductivity of semiconductor material in active devices, transforming the semiconductor material into a permanent insulator, permanent conductor, or changing the way the semiconductor material changes in conductivity in response to an electric field. Transistors contain regions of varying types and degrees of doping arranged as necessary to enable the transistor to promote or restrict the flow of electrical current upon the application of an electric field.

Active and passive components are formed by layers of materials with different electrical properties. The layers can be formed by a variety of deposition techniques determined in part by the type of material being deposited. For example, thin film deposition may involve chemical vapor deposition (CVD), physical vapor deposition (PVD), electrolytic plating, and electroless plating processes. Each layer is generally patterned to form portions of active components, passive components, or electrical connections between components.

The layers can be patterned using photolithography, which involves the deposition of light sensitive material, e.g., photoresist, over the layer to be patterned. A pattern is transferred from a photomask to the photoresist using light. The portion of the photoresist pattern subjected to light is removed using a solvent, exposing portions of the underlying layer to be patterned. The remainder of the photoresist is removed, leaving behind a patterned layer. Alternatively, some types of materials are patterned by directly depositing the material into the areas or voids formed by a previous deposition/etch process using techniques such as electroless and electrolytic plating.

Depositing a thin film of material over an existing pattern can exaggerate the underlying pattern and create a non-uniformly flat surface. A uniformly flat surface is required to produce smaller and more densely packed active and passive components. Planarization can be used to remove material from the surface of the wafer and produce a uniformly flat surface. Planarization involves polishing the surface of the wafer with a polishing pad. An abrasive material and corrosive chemical are added to the surface of the wafer during polishing. The combined mechanical action of the abrasive and corrosive action of the chemical removes any irregular topography, resulting in a uniformly flat surface.

Back-end manufacturing refers to cutting or singulating the finished wafer into the individual die and then packaging the die for structural support and environmental isolation. To singulate the die, the wafer is scored and broken along non-functional regions of the wafer called saw streets or scribes. The wafer is singulated using a laser cutting device or saw blade. After singulation, the individual die are mounted to a package substrate that includes pins or contact pads for interconnection with other system components. Contact pads formed over the semiconductor die are then connected to contact pads within the package. The electrical connections can be made with solder bumps, stud bumps, conductive paste, or wirebonds. An encapsulant or other molding material is deposited over the package to provide physical support and electrical isolation. The finished package is then inserted into an electrical system and the functionality of the semiconductor device is made available to the other system components.

FIG. 1 illustrates electronic device 10 having a chip carrier substrate or printed circuit board (PCB) 12 with a plurality of semiconductor packages mounted on its surface. Electronic device 10 may have one type of semiconductor package, or multiple types of semiconductor packages, depending on the application. The different types of semiconductor packages are shown in FIG. 1 for purposes of illustration.

Electronic device 10 may be a stand-alone system that uses the semiconductor packages to perform an electrical function. Alternatively, electronic device 10 may be a subcomponent of a larger system. For example, electronic device 10 may be a graphics card, network interface card, or other signal processing card that can be inserted into a computer. The semiconductor package can include microprocessors, memories, application specific integrated circuits (ASICs), logic circuits, analog circuits, RF circuits, discrete devices, or other semiconductor die or electrical components.

In FIG. 1, PCB 12 provides a general substrate for structural support and electrical interconnect of the semiconductor packages mounted on the PCB. Conductive signal traces 14 are formed on a surface or within layers of PCB 12 using evaporation, electrolytic plating, electroless plating, screen printing, PVD, or other suitable metal deposition process. Signal traces 14 provide for electrical communication between each of the semiconductor packages, mounted components, and other external system components. Traces 14 also provide power and ground connections to each of the semiconductor packages.

In some embodiments, a semiconductor device has two packaging levels. First level packaging is a technique for mechanically and electrically attaching the semiconductor die to a carrier. Second level packaging involves mechanically and electrically attaching the carrier to the PCB. In other embodiments, a semiconductor device may only have the first level packaging where the die is mechanically and electrically mounted directly to the PCB.

For the purpose of illustration, several types of first level packaging, including wire bond package 16 and flip chip 18, are shown on PCB 12. Additionally, several types of second level packaging, including ball grid array (BGA) 20, bump chip carrier (BCC) 22, dual in-line package (DIP) 24, land grid array (LGA) 26, multi-chip module (MCM) 28, quad flat non-leaded package (QFN) 30, and quad flat package 32, are shown mounted on PCB 12. Depending upon the system requirements, any combination of semiconductor packages, configured with any combination of first and second level packaging styles, as well as other electronic components, can be connected to PCB 12. In some embodiments, electronic device 10 includes a single attached semiconductor package, while other embodiments call for multiple interconnected packages. By combining one or more semiconductor packages over a single substrate, manufacturers can incorporate pre-made components into electronic devices and systems. Because the semiconductor packages include sophisticated functionality, electronic devices can be manufactured using cheaper components and a shorter manufacturing process. The resulting devices are less likely to fail and less expensive to manufacture resulting in lower costs for consumers.

FIG. 2 a illustrates further detail of DIP 24 mounted on PCB 12. DIP 24 includes semiconductor die 34 having contact pads 36. Semiconductor die 34 includes an active region containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within semiconductor die 34 and are electrically interconnected according to the electrical design of the die. For example, the circuit may include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements formed within the active region of die 34. Contact pads 36 are made with a conductive material, such as aluminum (Al), copper (Cu), tin (Sn), nickel (Ni), gold (Au), or silver (Ag), and are electrically connected to the circuit elements formed within die 34. Contact pads 36 are formed by PVD, CVD, electrolytic plating, or electroless plating process. During assembly of DIP 24, semiconductor die 34 is mounted to a carrier 38 using a gold-silicon eutectic layer or adhesive material such as thermal epoxy. The package body includes an insulative packaging material such as polymer or ceramic. Conductor leads 40 are connected to carrier 38 and wire bonds 42 are formed between leads 40 and contact pads 36 of die 34 as a first level packaging. Encapsulant 44 is deposited over the package for environmental protection by preventing moisture and particles from entering the package and contaminating die 34, contact pads 36, or wire bonds 42. DIP 24 is connected to PCB 12 by inserting leads 40 into holes formed through PCB 12. Solder material 46 is flowed around leads 40 and into the holes to physically and electrically connect DIP 24 to PCB 12. Solder material 46 can be any metal or electrically conductive material, e.g., Sn, lead (Pb), Au, Ag, Cu, zinc (Zn), bismuthinite (Bi), and alloys thereof, with an optional flux material. For example, the solder material can be eutectic Sn/Pb, high-lead, or lead-free.

FIG. 2 b illustrates further detail of BCC 22 mounted on PCB 12. Semiconductor die 47 is connected to a carrier by wire bond style first level packaging. BCC 22 is mounted to PCB 12 with a BCC style second level packaging. Semiconductor die 47 having contact pads 48 is mounted over a carrier using an underfill or epoxy-resin adhesive material 50. Semiconductor die 47 includes an active region containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within semiconductor die 47 and are electrically interconnected according to the electrical design of the die. For example, the circuit may include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements formed within the active region of die 47. Contact pads 48 are made with a conductive material, such as Al, Cu, Sn, Ni, Au, or Ag, and are electrically connected to the circuit elements formed within die 47. Contact pads 48 are formed by PVD, CVD, electrolytic plating, or electroless plating process. Wire bonds 54 and bond pads 56 and 58 electrically connect contact pads 48 of semiconductor die 47 to contact pads 52 of BCC 22 forming the first level packaging. Molding compound or encapsulant 60 is deposited over semiconductor die 47, wire bonds 54, contact pads 48, and contact pads 52 to provide physical support and electrical isolation for the device. Contact pads 64 are formed on a surface of PCB 12 using evaporation, electrolytic plating, electroless plating, screen printing, PVD, or other suitable metal deposition process and are typically plated to prevent oxidation. Contact pads 64 electrically connect to one or more conductive signal traces 14. Solder material is deposited between contact pads 52 of BCC 22 and contact pads 64 of PCB 12. The solder material is reflowed to form bumps 66 which form a mechanical and electrical connection between BCC 22 and PCB 12.

In FIG. 2 c, semiconductor die 18 is mounted face down to carrier 76 with a flip chip style first level packaging. BGA 20 is attached to PCB 12 with a BGA style second level packaging. Active region 70 containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within semiconductor die 18 is electrically interconnected according to the electrical design of the die. For example, the circuit may include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements formed within active region 70 of semiconductor die 18. Semiconductor die 18 is electrically and mechanically attached to carrier 76 through a large number of individual conductive solder bumps or balls 78. Solder bumps 78 are formed on bump pads or interconnect sites 80, which are disposed on active region 70. Bump pads 80 are made with a conductive material, such as Al, Cu, Sn, Ni, Au, or Ag, and are electrically connected to the circuit elements formed in active region 70. Bump pads 80 are formed by PVD, CVD, electrolytic plating, or electroless plating process. Solder bumps 78 are electrically and mechanically connected to contact pads or interconnect sites 82 on carrier 76 by a solder reflow process.

BGA 20 is electrically and mechanically attached to PCB 12 by a large number of individual conductive solder bumps or balls 86. The solder bumps are formed on bump pads or interconnect sites 84. The bump pads 84 are electrically connected to interconnect sites 82 through conductive lines 90 routed through carrier 76. Contact pads 88 are formed on a surface of PCB 12 using evaporation, electrolytic plating, electroless plating, screen printing, PVD, or other suitable metal deposition process and are typically plated to prevent oxidation. Contact pads 88 electrically connect to one or more conductive signal traces 14. The solder bumps 86 are electrically and mechanically connected to contact pads or bonding pads 88 on PCB 12 by a solder reflow process. Molding compound or encapsulant 92 is deposited over semiconductor die 18 and carrier 76 to provide physical support and electrical isolation for the device. The flip chip semiconductor device provides a short electrical conduction path from the active devices on semiconductor die 18 to conduction tracks on PCB 12 in order to reduce signal propagation distance, lower capacitance, and achieve overall better circuit performance. In another embodiment, the semiconductor die 18 can be mechanically and electrically attached directly to PCB 12 using flip chip style first level packaging without carrier 76.

FIGS. 3 a-3 g illustrate a process of forming a double-sided or double-face semiconductor die with top-side and bottom-side interconnect structures on wafer 100. In FIG. 3 a, a semiconductor wafer 100 is made with silicon, gallium arsenide, or other bulk semiconductor material 102. A plurality of semiconductor die is formed on wafer 100 using semiconductor manufacturing processes described above. Each semiconductor die contains analog or digital circuits formed in active region 104. In one embodiment, the active devices include bipolar transistors, each having a base, emitter, and collector diffused into bulk semiconductor material 102. For example, p-type semiconductor region 106 represents a base region of an NPN bipolar transistor. The n-type semiconductor region 108 represents an emitter region, and n-type semiconductor region 110 represents a collector region. Active region 104 can contain PNP semiconductor devices. The semiconductor die may also contain other active devices and integrated passive devices (IPD), such as inductors, capacitors, and resistors, in active region 104.

An insulating layer 112 is formed on surface 103 of wafer 100 over active region 104. The insulating layer 112 can be silicon dioxide (SiO2), silicon nitride (Si3N4), silicon oxynitride (SiON), tantalum pentoxide (Ta2O5), zircon (ZrO2), aluminum oxide (Al2O3), or other material having suitable insulating properties. The insulating layer 112 is patterned or blanket deposited using PVD, CVD, printing, sintering, or thermal oxidation. In one embodiment, passivation layer 112 is formed by selective oxidation with dry oxygen. The insulating layer 112 can be made with single or multiple layers. A portion of insulating layer 112 is removed by an etching process to expose semiconductor regions 106-110.

An electrically conductive layer 114 is formed over semiconductor regions 106-110 in the removed portions of insulating layer 112 using a patterning and deposition process. Conductive layer 114 is Al, Cu, Sn, Ni, Au, Ag, or other suitable material. The deposition of conductive layer 114 uses PVD, CVD, electrolytic plating, or electroless plating process. Each portion of conductive layer 114 is electrically isolated or electrically common according to the design of the die.

In FIG. 3 b, a top-side interconnect structure 116 is formed over insulating layer 112 and conductive layer 114. The interconnect structure 116 includes conductive layers and signal traces 118, which are separated by insulating layer 120. The insulating layer 120 is Si3N4, SiO2, SiON, Ta2O5, ZnO, ZrO2, Al2O3, or other suitable dielectric material. The interconnect structure 116 electrically connects to the active and passive devices within active region 104, including semiconductor regions 106-110, to form functional electrical circuits according to the electrical design and function of the semiconductor die.

A passivation layer 122 is formed over interconnect structure 116. Passivation layer 122 can be polyimide, SiO2, Si3N4, SiON, Ta2O5, Al2O3, benzocyclobutene (BCB), polybenzoxazoles (PBO), or other suitable material having similar insulating and structural properties. The deposition of passivation layer 122 may involve PVD, CVD, printing, sintering, or thermal oxidation. A portion of passivation layer 122 is removed by an etching process to expose conductive layer 118.

An electrically conductive layer 124 is formed over interconnect structure 116 in the removed portions of passivation layer 122 using a patterning and deposition process. Conductive layer 124 is Al, Cu, Sn, Ni, Au, Ag, or other suitable material. The deposition of conductive layer 124 uses PVD, CVD, electrolytic plating, or electroless plating process. Conductive layer 124 electrically connects to conductive layer 118 according to the electrical design and function of the die.

FIG. 3 c shows a temporary process carrier or substrate 126 mounted to interconnect structure 116 with an adhesive layer 128. Carrier 126 contains dummy or sacrificial base material such as silicon, ceramic, glass, metal, or other suitable low-cost, rigid material. Adhesive layer 128 can be thermal epoxy, polymer composite, or inorganic bonding compounds.

In FIG. 3 d, back surface 130 of semiconductor wafer 100 undergoes CMP to remove defects. Analog or digital circuits are then formed in active region 132 on surface 130. In one embodiment, the active devices include bipolar transistors, each having a base, emitter, and collector diffused into surface 130. The p-type semiconductor region 136 represents a base region of an NPN bipolar transistor. The n-type semiconductor region 138 represents an emitter region, and n-type semiconductor region 140 represents a collector region. The semiconductor die may also contain other active devices and IPDs in active region 132.

An insulating layer 142 is formed over active devices 132. The insulating layer 142 can be SiO2, Si3N4, SiON, Ta2O5, ZrO2, Al2O3, or other material having suitable insulating properties. The insulating layer 142 is patterned or blanket deposited using PVD, CVD, printing, sintering, or thermal oxidation. In one embodiment, insulating layer 142 is formed by selective oxidation with dry oxygen. The insulating layer 142 can be made with single or multiple layers. A portion of insulating layer 142 is removed by an etching process to expose semiconductor regions 136-140.

An electrically conductive layer 144 is formed over semiconductor regions 136-140 in the removed portions of insulating layer 142 using a patterning and deposition process. Conductive layer 144 is Al, Cu, Sn, Ni, Au, Ag, or other suitable material. The deposition of conductive layer 144 uses PVD, CVD, electrolytic plating, or electroless plating process. Each portion of conductive layer 144 is electrically isolated or electrically common according to the design of the die.

In FIG. 3 e, a bottom-side interconnect structure 146 is formed over insulating layer 142 and conductive layer 144. The interconnect structure 146 includes conductive layers and signal traces 148, which are separated by insulating layer 150. The insulating layer 150 is Si3N4, SiO2, SiON, Ta2O5, ZnO, ZrO2, Al2O3, or other suitable dielectric material. The interconnect structure 146 electrically connects the active and passive devices within the semiconductor die, including semiconductor regions 136-140, to form functional electrical circuits according to the electrical design and function of the die.

In FIG. 3 f, an insulating layer 151 is formed over interconnect structure 146. The insulating layer 151 can be SiO2, Si3N4, SiON, Ta2O5, ZrO2, Al2O3, or other material having suitable insulating properties. The insulating layer 151 is patterned or blanket deposited using PVD, CVD, printing, sintering, or thermal oxidation. A portion of insulating layer 151 is removed by an etching process to expose conductive layer 148.

An electrically conductive layer 152 is formed over conductive layer 148 in the removed portion of insulating layer 151 using a patterning and deposition process. Conductive layer 152 is Al, Cu, Sn, Ni, Au, Ag, or other suitable material. The deposition of conductive layer 152 uses PVD, CVD, electrolytic plating, or electroless plating process. Conductive layer 152 operates as an under bump metallization layer (UBM) and electrically connects to conductive layer 148.

An electrically conductive solder material is deposited over UBM 152 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The solder material can be any metal or electrically conductive material, e.g., Sn, Ni, Au, Ag, Pb, Bi, and alloys thereof, with an optional flux material. For example, the solder material can be eutectic Sn/Pb, high-lead, or lead-free. The solder material is reflowed by heating the material above its melting point to form spherical balls or bumps 154. In some applications, solder bumps 154 are reflowed a second time to improve electrical contact to UBM 152. Solder bumps 154 represent one type of interconnect structure that can be formed on UBM 152. The interconnect structure can also use bond wires, 3D interconnects, conductive paste, or other electrical interconnect.

The temporary carrier 126 and adhesive layer 128 are removed in FIG. 3 g by chemical etching, mechanical peel-off, CMP, or mechanical grinding. The resulting double-face or double-sided semiconductor die 156 provides high-density, multi-functional integrated circuits, such as memory or application specific integrated circuits (ASIC). By placing active and passive devices on both sides of the wafer with respective interconnect structures, the semiconductor die can provide greater circuit functionality and interconnect capability.

FIG. 4 shows a semiconductor package 160 with double-sided or double-face semiconductor die 156 mounted to substrate 162. Solder bumps 154 electrically connect semiconductor package 160 to interconnect structure 164 of substrate 162. Bond wires 166 electrically connect conductive layer 124 and interconnect structure 116 to interconnect structure 164 of substrate 162.

An encapsulant or molding compound 168 is deposited over double-face semiconductor die 156 using a printing, compressive molding, transfer molding, liquid encapsulant molding, or other suitable applicator. Encapsulant 168 can be epoxy resin, epoxy acrylate, polymer, or polymer composite material. Encapsulant 168 is non-conductive and environmentally protects the semiconductor device from external elements and contaminants.

An electrically conductive solder material is deposited over contact pads of interconnect structure 164 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The solder material can be any metal or electrically conductive material, e.g., Sn, Ni, Au, Ag, Pb, Bi, and alloys thereof, with an optional flux material. For example, the solder material can be eutectic Sn/Pb, high-lead, or lead-free. The solder material is reflowed by heating the material above its melting point to form spherical balls or bumps 170. Solder bumps 170 represent one type of interconnect structure that can be formed on the contact pads of interconnect structure 164. The interconnect structure can also use bond wires, 3D interconnects, conductive paste, or other electrical interconnect. The semiconductor regions 106-110 and 136-140 electrically connect to external devices through interconnect structures 116, 146, and 164, solder bumps 152 and 170, and bond wires 166.

An alternate embodiment of forming the double-face semiconductor die with top-side and bottom-side interconnect structures is shown in FIGS. 5 a-5 f. In FIG. 5 a, a semiconductor wafer 200 is made with silicon, gallium arsenide, or other bulk semiconductor material 202. A plurality of semiconductor die is formed on wafer 200 using semiconductor manufacturing processes described above. Each semiconductor die contains analog or digital circuits formed in active region 204. In one embodiment, the active devices include bipolar transistors, each having a base, emitter, and collector diffused into bulk semiconductor material 202. The p-type semiconductor region 206 represents a base region of an NPN bipolar transistor. The n-type semiconductor region 208 represents an emitter region, and n-type semiconductor region 210 represents a collector region. Active region 204 can contain PNP semiconductor devices. The semiconductor die may also contain other active devices and IPDs, such as inductors, capacitors, and resistors, in active region 204.

An insulating layer 212 is formed on surface 203 of wafer 200 over active region 204. The insulating layer 212 can be SiO2, Si3N4, SiON, Ta2O5, ZrO2, Al2O3, or other material having suitable insulating properties. The insulating layer 212 is patterned or blanket deposited using PVD, CVD, printing, sintering, or thermal oxidation. In one embodiment, passivation layer 212 is formed by selective oxidation. The insulating layer 212 can be made with single or multiple layers. A portion of insulating layer 212 is removed by an etching process to expose semiconductor regions 206-210.

An electrically conductive layer 214 is formed over semiconductor regions 206-210 in the removed portions of insulating layer 212 using a patterning and deposition process. Conductive layer 214 is Al, Cu, Sn, Ni, Au, Ag, or other suitable material. The deposition of conductive layer 214 uses PVD, CVD, electrolytic plating, or electroless plating process. Each portion of conductive layer 214 is electrically isolated or electrically common according to the design of the die.

In FIG. 5 b, a top-side interconnect structure 216 is formed over insulating layer 212 and conductive layer 214. The interconnect structure 216 includes conductive layers and signal traces 218, which are separated by insulating layer 220. The insulating layer 220 is Si3N4, SiO2, SiON, Ta2O5, ZnO, ZrO2, Al2O3, or other suitable dielectric material. The interconnect structure 216 electrically connects to the active and passive devices within active region 204, including semiconductor regions 206-210, to form functional electrical circuits according to the electrical design and function of the semiconductor die.

FIG. 5 c shows a temporary process carrier or substrate 226 mounted to interconnect structure 216 with an adhesive layer 228. Carrier 226 contains dummy or sacrificial base material such as silicon, ceramic, glass, metal, or other suitable low-cost, rigid material. Adhesive layer 228 can be thermal epoxy, polymer composite or inorganic bonding compounds.

A back surface 230 of semiconductor wafer 200 undergoes CMP to remove defects. A through silicon via (TSV) 231 is formed through wafer 200 by trench etching with SiN mask or drilling process. TSV 231 is filled with conductive material such as titanium (Ti), tungsten (W), Cu, and Al.

Analog or digital circuits are formed in active region 232 on surface 230. The active devices include bipolar transistors, each having a base, emitter, and collector diffused into surface 230. The p-type semiconductor region 236 represents a base region of an NPN bipolar transistor. The n-type semiconductor region 238 represents an emitter region, and n-type semiconductor region 240 represents a collector region. The semiconductor die may also contain other active devices and IPDs in active region 232.

An insulating layer 242 is formed over active devices 232. The insulating layer 242 can be SiO2, Si3N4, SiON, Ta2O5, ZrO2, Al2O3, or other material having suitable insulating properties. The insulating layer 242 is patterned or blanket deposited using PVD, CVD, printing, sintering, or thermal oxidation. In one embodiment, insulating layer 242 is formed by selective oxidation with dry oxygen. The insulating layer 242 can be made with single or multiple layers. A portion of insulating layer 242 is removed by an etching process to expose semiconductor regions 236-240.

An electrically conductive layer 244 is formed over semiconductor regions 236-240 in the removed portions of insulating layer 242 using a patterning and deposition process. Conductive layer 244 is Al, Cu, Sn, Ni, Au, Ag, or other suitable material. The deposition of conductive layer 244 uses PVD, CVD, electrolytic plating, or electroless plating process. Each portion of conductive layer 244 is electrically isolated or electrically common according to the design of the die.

In FIG. 5 d, a bottom-side interconnect structure 246 is formed over insulating layer 242 and conductive layer 244. The interconnect structure 246 includes conductive layers and signal traces 248, which are separated by insulating layer 250. The insulating layer 250 is Si3N4, SiO2, SiON, Ta2O5, ZnO, ZrO2, Al2O3, or other suitable dielectric material. The interconnect structure 246 electrically connects the active and passive devices within the semiconductor die, including semiconductor regions 236-240, to form functional electrical circuits according to the electrical design and function of the die.

In FIG. 5 e, an insulating layer 251 is formed over interconnect structure 246. The insulating layer 251 can be SiO2, Si3N4, SiON, Ta2O5, ZrO2, Al2O3, or other material having suitable insulating properties. The insulating layer 251 is patterned or blanket deposited using PVD, CVD, printing, sintering, or thermal oxidation. A portion of insulating layer 251 is removed by an etching process to expose conductive layer 248.

An electrically conductive layer 252 is formed over conductive layer 248 in the removed portion of insulating layer 251 using a patterning and deposition process. Conductive layer 252 is Al, Cu, Sn, Ni, Au, Ag, or other suitable material. The deposition of conductive layer 252 uses PVD, CVD, electrolytic plating, or electroless plating process. Conductive layer 252 operates as a UBM and electrically connects to conductive layer 248.

An electrically conductive solder material is deposited over UBM 252 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The solder material can be any metal or electrically conductive material, e.g., Sn, Ni, Au, Ag, Pb, Bi, and alloys thereof, with an optional flux material. For example, the solder material can be eutectic Sn/Pb, high-lead, or lead-free. The solder material is reflowed by heating the material above its melting point to form spherical balls or bumps 254. In some applications, solder bumps 254 are reflowed a second time to improve electrical contact to UBM 252. Solder bumps 254 represent one type of interconnect structure that can be formed on UBM 252. The interconnect structure can also use bond wires, 3D interconnects, conductive paste, or other electrical interconnect.

The temporary carrier 226 and adhesive layer 228 are removed in FIG. 5 f by chemical etching, mechanical peel-off, CMP, or mechanical grinding. The resulting double-face semiconductor die 256 provides high-density, multi-functional integrated circuits, such as memory or ASIC. By placing active and passive devices on both sides of the wafer with respective interconnect structures, the semiconductor die can provide greater circuit functionality and interconnect capability.

FIG. 6 shows a semiconductor package 260 with double-face semiconductor die 256 mounted to substrate 262. Solder bumps 254 electrically connect semiconductor die 256 to interconnect structure 264 of substrate 262.

An encapsulant or molding compound 268 is deposited over double-face semiconductor die 256 using a printing, compressive molding, transfer molding, liquid encapsulant molding, or other suitable applicator. Encapsulant 268 can be epoxy resin, epoxy acrylate, polymer, or polymer composite material. Encapsulant 268 is non-conductive and environmentally protects the semiconductor device from external elements and contaminants.

An electrically conductive solder material is patterned and deposited over contact pads of interconnect structure 264 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The solder material can be any metal or electrically conductive material, e.g., Sn, Ni, Au, Ag, Pb, Bi, and alloys thereof, with an optional flux material. For example, the solder material can be eutectic Sn/Pb, high-lead, or lead-free. The solder material is reflowed by heating the material above its melting point to form spherical balls or bumps 270. Solder bumps 270 represent one type of interconnect structure that can be formed on the contact pads of interconnect structure 264. The interconnect structure can also use bond wires, 3D interconnects, conductive paste, or other electrical interconnect. The semiconductor regions 206-210 and 236-240 electrically connect to external devices through interconnect structures 216, 246, and 264, solder bumps 252 and 270, and TVS 231.

While one or more embodiments of the present invention have been illustrated in detail, the skilled artisan will appreciate that modifications and adaptations to those embodiments may be made without departing from the scope of the present invention as set forth in the following claims. 

1. A semiconductor device, comprising: a double-sided semiconductor wafer having a first active region formed over a first surface of the double-sided semiconductor wafer and second active region formed over a second surface of the double-sided semiconductor wafer opposite the first surface; a first multi-layered interconnect structure formed over the first surface of the double-sided semiconductor wafer; a second multi-layered interconnect structure formed over the second surface of the double-sided semiconductor wafer; and an encapsulant deposited over the double-sided semiconductor wafer, first multi-layered interconnect structure, and second multi-layered interconnect structure.
 2. The semiconductor device of claim 1, further including a third interconnect structure formed over the first multi-layered interconnect structure and encapsulant.
 3. The semiconductor device of claim 2, further including a plurality of bond wires formed through the encapsulant between the second multi-layered interconnect structure and third interconnect structure.
 4. The semiconductor device of claim 1, wherein the first multi-layered interconnect structure includes: a first conductive layer; an insulating layer formed over the first conductive layer; and a second conductive layer formed over the insulating layer.
 5. The semiconductor device of claim 1, wherein the first active region or second active region of the double-sided semiconductor wafer includes a bipolar transistor.
 6. The semiconductor device of claim 1, further including a conductive via formed through the double-sided semiconductor wafer between the first multi-layered interconnect structure and second multi-layered interconnect structure.
 7. A semiconductor device, comprising: a semiconductor die having a first active region formed over a first surface of the semiconductor die and second active region formed over a second surface of the semiconductor die opposite the first surface; a first interconnect structure formed over an entirety of the first surface of the semiconductor die; a second interconnect structure formed over an entirety of the second surface of the semiconductor die; and an encapsulant deposited over the semiconductor die, first interconnect structure, and second interconnect structure.
 8. The semiconductor device of claim 7, further including a third interconnect structure formed over the first interconnect structure and encapsulant.
 9. The semiconductor device of claim 8, wherein the third interconnect structure includes: a conductive layer; an insulating layer formed over the conductive layer; and a plurality of bumps formed over the conductive layer.
 10. The semiconductor device of claim 8, further including a bond wire formed through the encapsulant between the second interconnect structure and third interconnect structure.
 11. The semiconductor device of claim 7, further including an integrated passive device formed over the first surface or second surface of the semiconductor die.
 12. The semiconductor device of claim 7, wherein the first active region or second active region of the semiconductor die includes a bipolar transistor.
 13. The semiconductor device of claim 7, further including a conductive via formed through the semiconductor die between the first interconnect structure and second interconnect structure.
 14. A semiconductor device, comprising: a semiconductor die having a first active region formed over a first surface of the semiconductor die and second active region formed over a second surface of the semiconductor die opposite the first surface; a first interconnect structure formed over the first surface of the semiconductor die; a second interconnect structure formed over the second surface of the semiconductor die; and an encapsulant deposited over the semiconductor die.
 15. The semiconductor device of claim 14, further including a third interconnect structure formed over the first interconnect structure and encapsulant.
 16. The semiconductor device of claim 15, further including a bond wire formed through the encapsulant between the second interconnect structure and third interconnect structure.
 17. The semiconductor device of claim 14, further including an integrated passive device formed over the first surface or second surface of the semiconductor die.
 18. The semiconductor device of claim 14, wherein the first active region or second active region of the semiconductor die includes a bipolar transistor.
 19. The semiconductor device of claim 14, further including a conductive via formed through the semiconductor die between the first interconnect structure and second interconnect structure.
 20. A semiconductor device, comprising: a semiconductor die having a first active region formed over a first surface of the semiconductor die and second active region formed over a second surface of the semiconductor die opposite the first surface; a first interconnect structure formed over the first surface of the semiconductor die; and an encapsulant deposited over the semiconductor die and first interconnect structure.
 21. The semiconductor device of claim 20, further including a second interconnect structure formed over the second surface of the semiconductor die.
 22. The semiconductor device of claim 21, further including a third interconnect structure formed over the first interconnect structure and encapsulant.
 23. The semiconductor device of claim 22, further including a bond wire formed through the encapsulant between the second interconnect structure and third interconnect structure.
 24. The semiconductor device of claim 21, further including a conductive via formed through the semiconductor die between the first interconnect structure and second interconnect structure.
 25. The semiconductor device of claim 20, wherein the first active region or second active region of the semiconductor die includes a bipolar transistor. 